DEMULTIPLEXOR 74154 PDF

The binary value expressed on these selector pins determines the selected input pin. In some cases, the far end system may have functionality greater than a simple demultiplexer; and while the demultiplexing still occurs technically, it may never be implemented discretely. By using our site, you acknowledge that you have read and understand our Cookie PolicyPrivacy Policyand our Terms of Service. At the receiving end of the data link a complementary demultiplexer is usually required to break the single data stream back down into the original streams.

Author:Bralkree Fautaxe
Country:Congo
Language:English (Spanish)
Genre:Marketing
Published (Last):5 February 2010
Pages:217
PDF File Size:9.55 Mb
ePub File Size:16.1 Mb
ISBN:745-1-82172-359-1
Downloads:70016
Price:Free* [*Free Regsitration Required]
Uploader:Kekora



Applications of Demultiplexer What is Demultiplexer? The process of getting information from one input and transmitting the same over one of many outputs is called demultiplexing. A demultiplexer is a combinational logic circuit that receives the information on a single input and transmits the same information over one of 2n possible output lines.

The bit combinations of the select lines control the selection of specific output line to be connected to the input at given instant. The below figure illustrates the basic idea of demultiplexer , in which the switching of the input to any one of the four outputs is possible at a given instant. Demultiplexers are also called as data distributors, since they transmit the same data which is received at the input to different destinations.

Thus, a demultiplexer is a 1-to-N device where as the multiplexer is an N-to-1 device. It consists of 1 input line, n output lines and m select lines. For example, a 1-to-4 demultiplexer requires 2 22 select lines to control the 4 output lines. There are several types of demultiplexers based on the output configurations such as , and The signal on the select line helps to switch the input to one of the two outputs.

The figure below shows the block diagram of a 1-to-2 demultiplexer with additional enable input. In the figure, there are only two possible ways to connect the input to output lines, thus only one select signal is enough to do the demultiplexing operation.

When the select input is low, then the input will be passed to Y0 and if the select input is high then the input will be passed to Y1. The truth table of a 1-to-2 demultiplexer is shown below in which the input is routed to Y0 and Y1 depends on the value of select input S. In the table output Y1 is active when the combination of select line and input line are active high, i. From the above truth table, the logic diagram of this demultiplexer can be designed by using two AND gates and one NOT gate as shown in below figure.

Then, the data from the input flows to the output line Y1. The input data goes to any one of the four outputs at a given time for a particular combination of select lines. This demultiplexer is also called as a 2-to-4 demultiplexer which means that two select lines and 4 output lines.

The truth table of this type of demultiplexer is given below. Similarly, other outputs are connected to the input for other two combinations of select lines.

From the table, the output logic can be expressed as min terms and are given below. From the above Boolean expressions, a 1-to-4 demultiplexer can be implemented by using four 3-input AND gates and two NOT gates as shown in figure below. The two selection lines enable the particular gate at a time. So depends on the combination of select inputs, input data is passed through the selected gate to the associated output. This type of demultiplexer is available in IC form and a typical IC is most commonly used dual 1-to-4 demultiplexer.

It has two independent demultiplexers and each DEMUX accepts two binary inputs as select lines and four mutually exclusive active-low outputs. Both demultiplexers share a common set of selection lines so they are selected in parallel. Also, each demultiplexer consists of enable pin or data input, for one demultiplexer it is active high data input and for other it is active low data input.

It is also called as 3-to-8 demultiplexer due to three select input lines. It distributes one input line to one of 8 output lines depending on the combination of select inputs.

The truth table for this type of demultiplexer is shown below. From this truth table, the Boolean expressions for all the outputs can be written as follows.

From these obtained equations, the logic diagram of this demultiplexer can be implemented by using eight AND gates and three NOT gates as shown in below figure.

The different combinations of the select lines , select one AND gate at given time , such that data input will appear at a particular output.

A typical IC is a 1-to-8 demultiplexer that consists of latches at three select inputs. The pin out of this IC is given below. With a 3-bit storage latch, this IC combines the 3-to-8 decoder function. In case if more than 16 output pins are needed, then two or more demultiplexer ICs are cascaded to fulfill the requirement.

For example, if the application needs 32 output lines from a DEMUX, then we cascade two demultiplexers or three demultiplexers.

Therefore, by cascading the two or more demultiplexers, a large demultiplexer can be implemented. Consider the case that a 1-to-8 demultiplexer can be implemented by using two 1-to-4 demultiplexers with a proper cascading. In the above figure, the highest significant bit A of the selection inputs are connected to the enable inputs such that it is complemented before connecting to one DEMUX and to the other it is directly connected. By this configuration, when A is set to zero, one of the output lines from Y0 to Y3 is selected based on the combination of select lines B and C.

Similarly, when A is set to one, based on the select lines one of the output lines from Y4 to Y7 will be selected. Implementation of Full Subtractor Using 1-to-8 DEMUX As similar to the multiplexers, demultiplexers are also used for Boolean function implementation as well as combinational circuit design. We can design the demultiplexer to produce any truth table output by correspondingly controlling the select lines.

Consider the case for implementing a demultiplexer circuit in order to produce the full subtractor output. The truth table below shows the output of a full subtractor. And by logically ORing these minterms, the outputs of difference and borrow can be obtained as shown in figure.

Applications of Demultiplexer Since the demultiplexers are used to select or enable the one signal out of many, these are extensively used in microprocessor or computer control systems such as Selecting different IO devices for data transfer Choosing different banks of memory Depends on the address, enabling different rows of memory chips Enabling different functional units. Other than these, demultiplexers can be found in a wide variety of application such as Synchronous data transmission systems Boolean function implementation as we discussed full subtractor function above Data acquisition systems.

HEPWORTH CORYS CATALOGUE PDF

74LS154 TTL Decodificador y Demultiplexor de 4 a 16 lĂ­neas

.

BLOODLUST ALEX DUVAL PDF

Decodificador de 4 a 16 74154 74LS154N

.

BRAHMA IS 7 DAYS COURSE IN PDF

DEMULTIPLEXOR 74154 PDF

.

Related Articles